


WBS 1.1 Silicon Subsystem

M. G. D. Gilchriese



WBS 1.1 Institutions


SUNY Albany
UC Berkeley/LBNL
UC Irvine
University of New Mexico
Ohio State University
University of Oklahoma/Langston Univ.
UC Santa Cruz
University of Wisconsin



Institutional Responsibilities

	ALB	LBL	UCI	UCSC	UNM	UOK	UW	<u>OSU</u>
1.1.1 Pixels								
1.1.1.1 Mechanics		X						
1.1.1.2 Sensors	X				X	X		
1.1.1.3 Electronics		X						X
1.1.1.4 Hybrids	X					X		
1.1.1.5 Modules	X	X		X	X	X		X
1.1.2 Silicon Strips								
1.1.2.1 IC Electronics		X		X				
1.1.2.2 Hybrids		X		X				
1.1.2.3 Modules		X		X				
1.1.3 RODs			X				X	

Review
May 1999



Deliverables - Goals

1.1.1 Pixel System(Preliminary)

- 1.1.1.1 Mechanics design, assemble and install disk system and out er frame(100%)
- 1.1.1.2 Sensors design(30%) + procure and test 250 wafers(20%)
- 1.1.1.3 Electronics design(40%)+procure and test 8500 ICs(25%)
- 1.1.1.4 Hybrids design, fabricate, test(25%)
- 1.1.1.5 Modules design, fabricate and test disk modules(100%)


1.1.2 Silicon Strip System


- 1.1.2.1 Electronics design(25%)+procure and test ICs(50%)
- 1.1.2.2 Hybrids barrel design (100%) + procure all needed for US modules
- 1.1.2.3 Modules deliver 670 modules(15%)

1.1.3 Read-out Drivers

- Test beam support pixel support boards(3 generations), DSP modules(50) + preprototype RODS(16)
- Design, fabricate, test and install pixel (100%) and SCT(75%) RODs.

Pixel deliverables preliminary Other areas stable





Summary Status

1.1.1 Pixel System(PIX)


- Pixel Technical Design Report completed(May 30, 1998) and approved by CERN
- In U.S. approved for development through FY00 with construction baseline review to occur before start FY01. All other countries approved for construction.
- Very substantial technical progress made in all areas
- Underspending (other funding sources utilized)
- In general, on schedule except for rad-hard IC development (currently six month delay projected relative to baseline)

1.1.2 Silicon Strip System(SCT)


- After long struggle, design of 2nd round of IC prototypes complete. Fabrication complete for one of three ICs, underway or almost underway for others.
- Spending on baseline target(include baseline change requests) but tight
- Delay in ICs by 0-5 months relative to baseline impacts other areas(hybrids and system tests)
- Items not tied to ICs on schedule

1.1.3 Read-Out Drivers(ROD)

- Test beam support provided on schedule and on budget
- Review on March 25-26 selected between competing designs for preprototype ROD
- Materials costs projected to be under budget. EDIA to be evaluated.
- New schedule under development but currently have about six month delay in preprototype resulting from delayed decision on architecture for preprototype.
- No impact yet on SCT (since delays in ICs) or PIX(not planned until 2000)



WBS 1.1 Baseline Schedule



Review May 1999



WBS 1.1.3 Read-Out Drivers


Test beam support

- Digital Signal Processor(DSP) modules for both pixel and silicon strip laboratory and test beam measurement.
 - **▲** Ongoing for last three years.
 - ▲ Extensively made available to collaboration
- Pixel support
 - ▲ First generation test chips supported by custom test boards this work is complete
 - ▲ Custom VME boards for full-scale prototype pixel electronics essentially complete(upgrades only)
 - ▲ These boards are part of dedicated, PC-based test system developed. Under high demand as standard.
- Overall very successful



WBS 1.1.3 Read-Out Drivers

- Preprototype ROD
 - Requirements review completed.
 - Essential model reviewed
 - Preliminary interface documents complete
 - Two principal implementations pursued
 - ▲ FPGAs(in data path) + DSPs(for monitoring)
 - **A All DSPs**
 - Design team unable to converge on single choice
 - Review held on March 25-26 and FPGA+DSP approach selected. Review committee report at http://www-physics.lbl.gov/~gilg/RODReport1.PDF
 - Organization of design team underway




WBS 1.1.3 Read-Out Drivers

Cost and Schedule


- Recent materials cost estimates appear to be significantly under the baseline cost estimate, primarily because many more optical links can be handled by a single (SCT) board => fewer boards.
- Schedule needs revision now that choice has been made
 - ▲ Preliminary 6 month delay to 1st preprototype complete
 - **▲** Preprototype more advanced => eliminate prototype step?
 - ▲ Or keep this step and move PRR date. Substantial float in schedule from PRR to complete production.


	BASELINE	CURRENT
1 st preprototype compl.	30-Mar-99	TBD
Prototype complete	8-Mar-00	TBD
Preproduction complete	11-Sep-00	TBD
Prod. Readiness Rev.(PRR)	8-Nov-00	8-Nov-00
5% production complete	18-Sep-01	18-Sep-01
Production complete	19-Feb-03	19-Feb-03



WBS 1.1.2.1 Silicon Strip IC Electronics

- Two rad-hard solutions under development
 - CAFÉ(bipolar from Maxim) + ABC(CMOS from Honeywell) 2 chips. This is the US cost baseline.
 - ABCD(BiCMOS from Temic) 1 chip. Expected to be significantly cheaper than cost baseline.






WBS 1.1.2.1 Silicon Strip IC Electronics


- First prototypes for all three ICs were not satisfactory for different reasons
- CAFÉ(Maxim bipolar)
 - Channel-to-channel matching out of spec after 10 yr. LHC lifetime dose
 - Resistance changes after irradiation not recognized, otherwise OK
 - Extensive radiation testing done
 - Took opportunity to look at other parts of circuit again
 - Able to test thoroughly
- ABC(Honeywell CMOS)
 - Many dumb mistakes
 - Inadequate simulation models (since improved) for specific problem
 - Honeywell made error in mask generation
 - Again took opportunity to look at circuitry
 - Able to test few die after focussed ion beam surgery.
- ABCD(Temic DMILL BiCMOS)
 - Digital part functional with some minor errors and some speed limitations.
 - Analog part far from specs. Substantial revisions to circuit design made.
 - Process control on first run not adequate, Temic made second run
 - Instability in analog section, took long time to understand via measurements and simulation. Some uncertainties remain.
 - Able to test



Irradiation Studies

- The LBL 88" cyclotron has been used for irradiation studies of all three ICs.
- The CAFÉ-M/ABC(fixed) pair and the ABCD have been mounted on hybrids, irradiated and read out in place for full functionality tests.






88" Cyclotron


Review May 1999



Pre-rad/post-rad Comparison Functionality Demonstrated



Injected Charge(fC)




Review May 1999



WBS 1.1.2.1 Silicon Strip IC Electronics


- Long and careful redesign of all three ICs. After first failure, have been very cautious(we hope). Multiple design reviews(with external experts)
- CAFÉ(Maxim bipolar)
 - Submitted for fabrication on January 26.
 - Maxim changed to 6" line after contract signed => will get 6" wafers for original price, thus about twice the number of die expected.
 - Maxim put this on "hot line" so wafers delivered on April 15(slightly ahead of schedule)
 - Just started testing so far so good. Irradiation starting this week.
- ABC(Honeywell CMOS)
 - Submission is imminent.
- ABCD(Temic DMILL BiCMOS)
 - Submitted for fabrication on April 9.
- Test system development for all three is advancing well
 - CAFÉ-M at Santa Cruz
 - ABC at RAL and LBNL
 - ABCD at CERN and LBNL
 - Many other groups also involved in testing when mounted on hybrids
- Frame contract covering all orders to Honeywell, Harris and Temic in place at CERN. Revised cost information provided.



WBS 1.1.2.1 Near-term Milestone Status as of April

<u>Milestones</u> *	Baseline	Current	<u>Status</u>
*Send out market survey	1-Sep-98	17-Aug-98	Done
*FDR for 2 nd CAFÉ-M	15-Sep-98	11-Sep-98	Done
*Procurement in place for 2 nd proto	9-Oct-98	13-Nov-98	Done
*FDR for 2 nd ABC	23-Oct-98	26-Jan-99	Done
*Closing date for market survey	26-Oct-98	25-Sep-98	Done
*Submit 2 nd CAFÉ-M	30-Oct-98	26-Jan-99	Done
*Issue call for tender	9-Nov-98	9-Nov-98	Done
*Submit 2 nd ABC	16-Nov-98	30-Apr-99	Delayed
*FDR for 2 nd ABCD	11-Dec-98	15-Dec-99	Done
*Closing date for tender	21-Dec-98	22-Jan-99	Done
*Submit 2 nd ABCD	27-Jan-99	10-Apr-99	Done
*CERN finance comm. Approval	15-Mar-99	15-Mar-99	Done
*Frame contract in place	15-Apr-99	15-Apr-99	Done
*Compl. Fab of 2 nd CAFÉ-M	19-Apr-99	15-Apr-99	Delayed
*Compl. Fab of 2 nd ABC	19-Apr-99	15-Sep-99	Delayed(+5 months)
*Test systems complete	26-Apr-99	31-Jul-99	Delayed
*1 st ICs avail. For 2 nd proto hybrid	18-May-99	30-Sep-99	Delayed(+4.5 months)
*Compl. Fab of 2 nd ABCD	30-Jun-99	31-Aug-99	Delayed(+2 months)

Review May 1999



WBS 1.1.2.1 Silicon Strip IC Electronics


- Can we advance IC schedule? Yes, at some cost
 - ◆ Temic will deliver wafers on June 25 for \$13K additional. In addition, we now know wafers must be backside metallized(after some initial testing) to function properly. This will add some weeks and about \$5K. Test again after this step
 - Honeywell will deliver on Aug. 2 for \$15K extra. No extra steps needed.
 - In short, adding about \$33K, should give us chips to test by start
 August => not impossible, if they work, to test, dice and assembly
 hybrids/modules and put in late September test beam.
 - BCP to do this submitted. To summarize possible schedule now.

	BASELINE	APRIL	NOW
Compl fab of 2 nd ABC	19-Apr-99	15-Sep-99	2-Aug-99
Compl fab of 2 nd ABCD	30-Jun-99	31-Aug-99	25-Jun-99
1 st ICs avail. For 2 nd proto. hybrids	18-May-99	30-Sep-99	15-Aug-99



WBS 1.1.2.2 Silicon Strip Hybrids

- Prototype beryllia hybrids designed, fabricated and tested.
- Issues: yield from vendor was less than hoped and some bowing was observed.
- Cost of lower yield was absorbed by vendor allowing us to make another prototype run in future(for 2nd prototype ICs) with existing funds to resolve these issues.
- In meantime, additional vendors identified and at least one appears to be substantially lower in price. Will try this one also for 2nd prototypes.
- Schedule is tied to IC electronics schedule. Essential for IC testing.






WBS 1.1.2.3 Silicon Strip Modules

- Tooling and equipment for module assembly is largely in place at LBNL, although some aspects(primarily related to measurements after assembly) will appear only later in FY99.
- Dummy parts ready and have started dummy module fabrication to debug system.
 First dummy modules fabricated.
- Work is slowly underway for "clean room" facilities at LBL.
- The module effort is under budget and there is considerable slack in the early part of the schedule, given delay in the IC electronics.
- But given delays in IC electronics and to try to hold to end date for installation, module production will have to be accelerated once it begins in late 2000







WBS 1.1.2.3 Silicon Strip Modules

Double-sided dummy module

Single-sided active module





1.1.2 Silicon Strip Schedule Implications

- Slippage in 2nd prototype round schedule puts at risk milestone for vendor selection
- At the moment, believe we can hold other milestones.
- Doesn't make sense to revise schedule until 2nd prototypes have been tested.

	BASELINE	CURRENT
1 st ICs for 2 nd proto hybrid	18-May-99	15-Aug-99
Select IC vendor	10-Dec-99	TBD
Start IC preproduction run	31-Mar-00	31-Mar-00
1 st ICs for preprod. Hybrid	13-Oct-00	13-Oct-00
* Release full electronics production	30-Mar-01	30-Mar-01
* Start full module production	5-Jun-01	5-Jun-01
* Compl ship of prod modules	26-Aug-03	26-Aug-03

^{*} Level 2 milestones



ATLAS vs U.S. ATLAS SCT Schedule

- The U.S. ATLAS SCT schedule and the ATLAS SCT schedule have never been in agreement
- The ATLAS SCT schedule philosophy has to date been "best case" whereas the U.S. baseline schedule has not taken this approach.
- As a result there is a mismatch of many months between the final delivery of modules made in the US and when the ATLAS schedule calls for completing module assembly.
- How will we resolve this?
 - The ATLAS SCT(in fact all of the Inner Detector) will undergo a schedule rebaseline by about the end of the year(after ICs are understood).
 - The SCT Project Leader and I have agreed to work together this time to try to make the U.S. and ATLAS schedules compatible.
 - The U.S. schedule will be part of the estimate-to-complete exercise done on the same timescale.
- Likely outcome assuming fixed end(installation) date
 - Accelerate the module assembly schedule and/or
 - Accelerate the schedule for mounting modules on support structures(this
 does not involve the US at all)



WBS 1.1.1 Pixel System

Layout

- 3 barrel layers, 2 x 5 disk layers
- Three space points for |η|< 2.5
- Modular construction(2228 modules)

Radiation hardness

- Lifetime dose 25 MRad at 10 cm
- Leakage current in 50µx300µ pixel is
 30 nA after 25 MRad.
- Signal loss in silicon by factor 4-5 after 25 MRad(or - 10¹⁵ n/cm²)

Disk region

2.2 m² of active area 140 million pixels 13 kWatts

Barrel region

1852 mm

Pattern recognition

Space points. Occupany of - 10⁻⁴

Performance

- Critical for b tagging(big physics impact)
- Need for 3 hits confirmed by simulation

Trigger

Space points-> L2 trigger


B-Layer

- More demanding in almost all aspects
- Evolving to essentially separate project

2228 Modules 118 Barrel Staves 120 Sectors


374 mm

Review May 1999



WBS 1.1.1 Project Status

- Approved October 1998 for development through about FY2000 with fixed project support of \$2582K(FY97) covering FY1996-2000(this includes funds already spent -\$830K through FY98)
- Baseline review in summer 2000 leading to construction approval
- Two internal reviews before baseline review
 - ◆ March 1999 complete. Review report and response at http://www-physics.lbl.gov/~gilg/PixReviewMar99/Pixel_Internal_Review_Response.pdf
 - and one again in about December 1999(needs to be folded into overall cost-to-complete exercise. Some strengthening of the technical review aspects also desirable)



WBS 1.1.1 Technical Status Summary

1.1.1.1 Mechanics

- Prototype construction and evaluation underway for all aspects of U.S. deliverables to be complete by early 2000
- Major technical issues and our response
 - ▲ Integration/interfaces: have accepted partial(currently lead) responsibility
 - ▲ Cooling: increased our calculation and prototype measurement effort but limit final commitment

1.1.1.2 Sensors

- First round prototypes successful. Intermediate round(1.5) tests just starting. Second round about to go to fab
- Major technical issues and our response
 - ▲ None

1.1.1.3 Electronics

- Full-scale, rad-soft prototype tests very successful. First rad-hard prototype design nearing completion
- Major technical issues and our response
 - ▲ Complete viability at 25 Mrad: fabricate, irradiate and test by end 1999

• 1.1.1.4 Hybrids


- First prototype successful. Next generation design nearing completion.
- Major technical issues and our response
 - ▲ None


• 1.1.1.5 Modules

- Prototype modules fabricated, tests. Bump bonding for prototypes under control. Assembly steps understood and to be prototyped over next 18 months.
- Major technical issues and our response
 - ▲ Compatibility of all assembly steps with specs: build >50 modules in next year



WBS 1.1.1.1 Pixel Mechanics






WBS 1.1.1.1 Pixel Mechanics - Status

Sectors

- About one dozen prototypes tested
- Baseline is all-carbon design fabricated by ESLI in San Diego
- However, have developed full in-house backup to mitigate sole source and technical risk. Additional all-carbon backup also being developed via SBIR funding
- Extensive test program
 - ▲ Thermal performance(IR and temperature measurements)
 - ▲ Mechanical stability(TV holography and optical CMM)
 - ▲ Irradiated full prototype to 22 Mrad. Nearly same performance
- Optimizing design for final decision in Sept. 99

Disks

- Prototype design of support ring complete. Bids from fabrication vendors received. Expect ESLI to subcontract using SBIR funds.
- ESLI is producing >12 sectors to make full disk for June
- Full tests using TV holography and at LBNL




WBS 1.1.1.1 Pixel Mechanics - Status

Support structure

- Conceptual design completed by Hytec, Inc for Technical Design Report and was funded by US, Italy and Germany
- Agreement in last few months on splitting prototype design and fabrication between US(overall frame and disk region) and Europe(barrel shells)
- Full-scale prototype of one disk region designed by Hytec, Inc.
- Contract with fabrication vendor in place. Materials delivered or ordered. Three phase program, ending in complete prototype by end of year.

Integration

- Project engineer from LBNL(partly CERN supported) at CERN for last year.
- Interfaces, power and signal cabling, cooling, installation
 conceptual framework developed for all integration issues
- 3D modeling and multiple physical models(complete end region at LBNL and partial region in UK as part of overall ID) underway.



WBS 1.1.1.1 Pixel Mechanics - Issues

Integration

- Intrinsically difficult(-10 degrees C, very low mass, high stability, no space,....)
 but has direct impact on design of US deliverables.
- Design at early stage. Needs much work.
- LBNL project engineer will be replaced by Italian engineer at CERN starting this month.
- Strong desire by pixel and ID community for us to continue integration role(reflection of quality of our engineer and need) => have accepted role in services integration and modeling. This will require some additional engineering support at LBNL.
- But will allow us considerable control over all interfaces to U.S. deliverables.

Cooling

- Cooling is nominally a separate Inner Detector project based at CERN.
 Substantially under engineered at present.
- Pixel baseline is evaporative cooling using fluorinert.
- But common solution with silicon strips desired. Final choice of cooling fluid and operating conditions not made(review at end of May)
- Choice can have big impact on our design. We have recently increased substantially our measurement work(pressure tests, ..) and calculations to influence decision.
- No US construction commitment made(or will be made)



WBS 1.1.1.2 Pixel Sensors

- Prototype 1.0 sensors fabricated(two vendors) and tested very successfully(see test beam results later)
 - Baseline design selected
 - This design has feature that allows testing(by punch-through biasing of the pixels)
 - Test beam results indicated improvement needed in implant design of baseline choice
- This improvement was implemented with minimal mask changes in prototype 1.5 round.
 - These wafers are just now available and irradiation and testing program has started.
 - Test beam starting in a few days
- Design of prototype 2.0 wafers is essentially complete
 - Will look like production wafers, but explore processing variations, including oxygen-enriched to enhance radiation hardness
 - Fabrication should start in few weeks with at least 2 vendors
- Issue
 - If prototype 2.0 is successful, desire to begin preproduction before US baseline. This is not news(same as at Oct. 98 review). If this occurs, will submit BCP to add construction funding for this item.



WBS 1.1.1.3 Pixel Electronics

- Pre-prototype program completed successfully by end 1997.
- Full-scale prototypes fabricated in rad-soft technologies in 1998 and tested extensively. Different design approaches. FE-A, FE-B, FE-C.
- FE-A(AMS -> Temic/DMILL). First delivery in February. Functional.
 Yield about 5%. Second run delivered in July(all CMOS version FE-C). Yield appears higher, about 80%.
- FE-B(HP -> Honeywell Sol). First delivery in April. Functional. Yield about 93%.
- Unified design approach adopted for rad-hard design FE chips => all working on same design to be implemented in the two rad-hard processes
- Largely serial effort on rad-hard design(manpower limited). DMILL prototype first(FE-D) aimed at submission next month. Then Honeywell Sol(FE-H) later this year.
- Effort is significantly behind baseline schedule, resulting from optimism in original schedule and need to proceed with largely serial development.




Lab and Test Beam Results - Summary


- Extensive lab tests and three test beam runs in 1998. Very successful.
- Highlights
 - Dozens of single-chip/detectors have been operated successfully with multiple detector types and front-end ICs
 - 16 chip modules have been operated successfully
 - Detectors irradiated to lifetime fluence expected at LHC(10¹⁵) have been read-out in a test beam with efficiency near 100%
 - Operation below full depletion voltage demonstrated
 - Preferred detector type identified in these studies
 - Timing performance needed to identify bunch crossings has been demonstrated, albeit not at full system level.
 - Operation at thresholds 2,000-3,000 electrons demonstrated
 - Threshold uniformity demonstrated.
 - Spatial resolution as expected
- Conclusion
 - Proof-of-principle of pixel concept successful





Photon Source Test of FE-B and Detectors















Efficiency vs time of particle passage for three different detector types before irradiation. The efficiency is near 100% in each case and there is a substantial plateau, indicating good timing performance of the electronics












Charge distributions for three detector types. The difference between ST2 and the others is indicative of small charge losses, which has guided us in the design of additional prototype detectors under fabrication.











Efficiency after irradiation of 1x10¹⁵ without and with a position cut to remove tracks near the edge of the pixel.

Review May 1999




Pixel Module

Module is basic building block of system **Optical** Bias Major effort to develop components and assemble fibers flex cable prototypes. All modules identical. Power/DCS flex cable Clock and Control Chip Front-end Temperature chips sensor Optical package Wire bonds First prototypes do not have optical Resistors/capacitors Silicon connections or flex Interconnect sensor power connection flex hybrid



WBS 1.1.1.4 Pixel Hybrids


- Flex hybrid interconnect technology selected February 1999 as baseline for disks and two outer barrel layers. B-layer alternative technology(MCM-D) if it proves to be feasible, otherwise flex hybrid.
- Prototype flex hybrid(v1.0) designed at Oklahoma and fabricated successfully at CERN
- Few modules built and tested.
- Design of revised and improved version(1.x) complete except for vendor specific items. Fabrication planned with at least two vendors in next few months.
- Issues
 - Production yield and impact on module assembly => build many more








WBS 1.1.1.5 Pixel Modules

Module with flex hybrid and controller chip on PC board











Review May 1999




WBS 1.1.1.5 Pixel Modules

- Bump bonding under control for prototypes but much more work needed on production issues.
- A handful of modules(including bare modules) built and tested
- So far has been largely test bed for electronics and concept(can you operate 16 chips on a sensor? Yes)
- Issue production aspects => contracts in place to build 100 module over next year.








WBS 1.1.1 Pixel Schedule

- Baseline schedules are on the following pages
- Although there are minor delays in the non-electronics elements, the critical delay is in the completion of the design of the rad-hard ICs.
- Currently projecting selection of rad-hard vendor after baseline date for construction review

Baseline	Current	<u>Status</u>
16-Apr-98	1-Nov-98	Completed
26-Aug-98	31-Mar-99	Delayed
15-Dec-98	15-Dec-98	Completed
15-Jan-99		Not known
25-Jan-99	23-Feb-99	Completed
25-Jan-99	TBD	TBD
26-Feb-99	1-May-99	Delayed
30-Apr-99	30-Apr-99	On schedule
1-Jun-99	1-Jun-99	On schedule
1-Jul-99	1-Jul-99	On schedule
1-Jul-99	1-Jul-99	On schedule
5-Mar-99	15-Jul-99	Delayed
2-Apr-99	1-Oct-99	Delayed
23-Jul-99	7-Sep-99	Delayed
25-Aug-99	15-Feb-00	Delayed
9-Dec-99	1-Jun-00	Delayed
15-Feb-00	1-Jun-00	Delayed
19-Jan-00	15-Jun-00	Delayed
29-Jan-00	15-Jul-00	Delayed
	16-Apr-98 26-Aug-98 15-Dec-98 15-Jan-99 25-Jan-99 25-Jan-99 26-Feb-99 30-Apr-99 1-Jul-99 1-Jul-99 5-Mar-99 23-Jul-99 25-Aug-99 9-Dec-99 15-Feb-00 19-Jan-00	16-Apr-98 1-Nov-98 26-Aug-98 31-Mar-99 15-Dec-98 15-Dec-98 15-Jan-99 23-Feb-99 25-Jan-99 TBD 26-Feb-99 1-May-99 30-Apr-99 1-Jun-99 1-Jul-99 1-Jul-99 1-Jul-99 1-Jul-99 5-Mar-99 15-Jul-99 23-Jul-99 7-Sep-99 25-Aug-99 15-Feb-00 9-Dec-99 1-Jun-00 15-Feb-00 1-Jun-00 19-Jan-00 15-Jun-00




Baseline Non-Mechanics Schedule






Baseline Mechanics Schedule



PRR = Production Readiness Review
Dates beyond baseline review are preliminary



Dealing with Pixel Issues

• IC schedule

- How to reduce delays?
- Try to improve Honeywell schedule. Adding manpower experienced in analog design at Santa Cruz. Completion of ABC will allow LBNL team to focus on FE-H starting now.
- Major problem has been lack of State Dept. approval of Technical Assistance Agreements with Bonn and Marseille allowing them access to Honeywell design rules. Appears to have been solved late last week but still will cause some delay to complete paperwork.
- Fast-track FE-D fab? Fast-track FE-H fab? Under discussion. Likely.
- Will consider selecting FE-D=DMILL(if it meets specs) without full FE-H data if required to meet schedule(except for B-layer)

Integration/cooling

- How prevent failure or delay?
- Take responsibility in U.S. for integration work related to interface control
 of U.S. deliverables.
- Engineering team, particularly based at CERN, is weak. No solution to this
 problem foreseen. Help as much as possible without reducing effort on U.S.
 deliverables.




Dealing with Pixel Issues

Lack of construction approval

- Since all other countries(except Canada) are approved for construction, there is concern about lack of U.S. construction approval and how this will evolve to impact the project and other countries.
- This is a legitimate concern, since we will likely want to modify our deliverables to maximize the efficiency of the collaboration.

Baseline vs cost-to-complete

- ATLAS cost-to-complete schedule precedes construction baseline review.
- Pixel construction costs likely to rise(not just US problem)
- Staging doesn't make sense(open heart surgery required)
- B-layer is evolving into separate, and later, effort to meet technical need(higher occupancies, higher radiation,....) but is critical (as is the rest of the pixel system) for first physics operation.
- Our proposal is to provide a preliminary pixel cost estimate as part of the cost-to-complete exercise - do the best job we can - and then work with ATLAS and U.S. ATLAS to define US deliverables for baseline review such that the overall project is completed.



WBS 1.1 Summary

1.1.1 Pixels

- Excellent technical progress no show stoppers yet!
- Approved pre-baseline funding adequate for development through FY00 but may require some advanced construction funds.
- IC schedule is critical issue and we are responding by adding manpower, perhaps fast-tracking fabrication and considering single vendor choice for most of system.

• 1.1.2 Silicon Strips

- 2nd generation IC prototypes returned, in fabrication or nearly in fabrication
- Costs are tight.
- Will work with ATLAS to resolve differences in US and ATLAS schedules by end of year.

1.1.3 Read-Out Drivers(ROD)

- Lab and test beam support has gone well
- Selection of ROD design approach made recently
- Materials costs likely to be under budget.
- Detailed impact of delay in selecting approach to be evaluated in time for estimate-to-complete.

46